

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 1 037 284 A2

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:  
20.09.2000 Bulletin 2000/38

(51) Int. Cl.<sup>7</sup>: H01L 29/737, H01L 21/331,  
H01L 27/06, H01L 21/8249

(21) Application number: 00105401.4

(22) Date of filing: 14.03.2000

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE  
Designated Extension States:  
AL LT LV MK RO SI

(30) Priority: 15.03.1999 JP 6814799

(71) Applicant:  
Matsushita Electric Industrial Co., Ltd.  
Kadoma-shi, Osaka 571-8501 (JP)

(72) Inventors:  
• Asai, Akira  
Osaka-shi, Osaka 543-0001 (JP)  
• Oonishi, Teruhito  
Hirakata-shi, Osaka 573-0049 (JP)  
• Takagi, Takeshi  
Kyoto-shi, Kyoto 616-8182 (JP)  
• Saitoh, Tohru  
Settsu-shi, Osaka 566-0065 (JP)


• Hara, Yoshihiro  
Hirakata-shi, Osaka 573-1104 (JP)  
• Yuki, Koichiro  
Moriguchi-shi, Osaka 570-0065 (JP)  
• Nozawa, Katsuya  
Osaka-shi, Osaka 535-0002 (JP)  
• Kanzawa, Yoshihiko  
Kadoma-shi, Osaka 571-0074 (JP)  
• Katayama, Koji  
Nara-shi, Nara 631-0817 (JP)  
• Ichikawa, Yo  
Nagoya-shi, Aichi 466-0063 (JP)

(74) Representative:  
Grünecker, Kinkeldey,  
Stockmair & Schwanhäusser  
Anwaltssozietät  
Maximilianstrasse 58  
80538 München (DE)

(54) Heterojunction bipolar transistor and method for fabricating the same

(57) In the method for fabricating a semiconductor device of the present invention, a collector layer of a first conductivity type is formed in a region of a semiconductor substrate sandwiched by device isolation. A collector opening is formed through a first insulating layer deposited on the semiconductor substrate so that the range of the collector opening covers the collector layer and part of the device isolation. A semiconductor layer of a second conductivity type as an external base is formed on a portion of the semiconductor substrate located inside the collector opening, while junction leak prevention layers of the same conductivity type as the external base are formed in the semiconductor substrate. Thus, the active region is narrower than the collector opening reducing the transistor area, while minimizing junction leak.

Fig. 1



EP 1 037 284 A2

## Description

### BACKGROUND OF THE INVENTION

[0001] The present invention relates to a semiconductor device and a method for fabricating the semiconductor device, and more particularly, relates to a hetero bipolar transistor, a Bi-CMOS device including the hetero bipolar transistor, and methods for fabricating such devices.

[0002] In recent years, the development of hetero bipolar transistors (HBT) is in progress at rapid paces. The HBT, which is a bipolar transistor formed on a silicon substrate constituting a heterojunction structure such as Si/SiGe and Si/SiC together with the silicon substrate, is expected to be able to exhibit further improved conductivity characteristics for realizing operation in a higher-frequency range. The HBT is formed by growing a SiGe layer on a Si substrate by epitaxy to form a Si/SiGe heterojunction structure, for example. This heterojunction structure can be utilized to realize a transistor capable of operating in a high-frequency range. Such operation was only possible by transistors using a compound semiconductor substrate such as GaAs. The HBT is composed of materials having good compatibility for general silicon processes, such as the Si substrate and the SiGe layer, thereby providing great advantages of realizing a large scale of integration and low cost. In particular, by integrating such HBT and MOS transistors (MOSFETs) on a common Si substrate, a high-performance Bi-CMOS device can be realized. Such a Bi-COMOS device has a great potential as a system LSI applicable in the field of telecommunications.

[0003] As a bipolar transistor constituting a Bi-CMOS device, hetero bipolar transistors having a heterojunction structure such as Si/Si<sub>1-x</sub>Ge<sub>x</sub> and Si/Si<sub>1-y</sub>C<sub>y</sub> have been proposed and prototypes thereof have been fabricated. The HBT of Si/Si<sub>1-x</sub>Ge<sub>x</sub> type, among others, is considered promising. As one reason, the band gap can be continuously tuned by utilizing the property that Si and Ge can form an almost complete solid solution together and the property that the band gap changes by applied strain. In order to utilize this advantage, there have been made many proposals on SiGe-BiCMOS devices including Si-MOSFET and HBT of a Si/Si<sub>1-x</sub>Ge<sub>x</sub> type formed on a common Si substrate.

[0004] In such proposals on SiGe-BiCMOS devices, MOSFET and HBT are generally formed simultaneously. By the simultaneous formation, the process can be simplified. For example, the gate insulating film of the MOSFET can be utilized as a layer for defining the collector opening of the HBT, and the gate electrode of the MOSFET and the base electrode of the HBT can be formed by patterning a common polysilicon film.

[0005] For enhancing the performance of MOSFET, high-temperature annealing is required. In the simultaneous formation of MOSFET and HBT described

above, however, the annealing temperature must be controlled to avoid the performance of HBT from lowering. This may lower the performance of the MOSFET. Actually, when the performance of the MOSFET of the SiGe-BiCMOS device is compared with that of MOSFET of a standard CMOS device under the same design rule, it has been found that the former is inferior to the latter.

[0006] In order to form a high-performance SiGe-BiCMOS device, therefore, it is now considered advantageous to first form MOSFET requiring a high annealing temperature and thereafter form HBT. Also considered advantageous is that since Ge is a contaminant for a standard CMOS device fabrication line, HBT should preferably be formed separately from the MOSFET fabrication process in order to prevent Ge from being mixed in the MOSFET. In particular, if a dedicated fabrication line is not prepared for SiGe-BiCMOS devices, the fabrication process of MOSFET should be definitely separated from that of HBT. In consideration of the above, the procedure of forming first MOSFET and thereafter HBT, not forming MOSFET and HBT simultaneously, would be advantageous in the fabrication process of SiGe-BiCMOS devices.

[0007] Figure 12 is a cross-sectional view of HBT formed in the procedure of forming first MOSFET and thereafter HBT in the conventional fabrication process of SiGe-BiCMOS devices. Referring to Figure 12, the upper portion of Si (001) substrate 500 constitutes a retrograde well 501 having a depth of 1 μm that contains n-type impurities such as phosphorous introduced therein by epitaxial growth, ion implantation, or the like. The density of the n-type impurities in the surface portion of the Si substrate 500 is adjusted to about 1×10<sup>17</sup> atoms/cm<sup>3</sup>. As device isolation, there are provided a shallow trench 503 filled with silicon oxide and a deep trench 504 composed of an undoped polysilicon film 505 and a silicon oxide film 506 surrounding the undoped polysilicon film 505. The depth of the shallow trench 503 is about 0.35 μm and that of the deep trench 504 is about 2 μm.

[0008] A collector layer 502 is located in the region of the Si substrate 500 sandwiched by the adjacent trenches 503. An n<sup>+</sup> collector drawing layer 507 is located in the region of the Si substrate 500 isolated from the collector layer 502 by the shallow trench 503 for connection of the collector layer 502 to an electrode via the retrograde well 501.

[0009] A first oxide film 508 having a thickness of about 30 nm is provided on the Si substrate 500. A collector opening 510 is formed through the first oxide film 508. A Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 511a is formed on the portion of the surface of the Si substrate 500 exposed inside the collector opening 510. The Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 511a is composed of a p-type impurity doped Si<sub>1-x</sub>Ge<sub>x</sub> layer having a thickness of about 60 nm and a Si layer having a thickness of about 10 nm. The lower portion of the center of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 511a (the center corre-

sponds to the lower region of a base opening 518 to be described later) serves as an internal base 519, while the upper portion of the center of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 511a serves as an emitter layer.

[0010] A second oxide film 512 having a thickness of about 30 nm is provided as an etch stopper on the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 511a and the first oxide film 508. The second oxide film 512 has base junction openings 514 and the base opening 518. A p<sup>+</sup> polysilicon layer 515 having a thickness of about 150 nm is provided over the second oxide film 512 burying the base junction openings 514, and a third oxide film 517 is formed on the p<sup>+</sup> polysilicon layer 515. The portion of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 511a excluding the lower region of the base opening 518 and the p<sup>+</sup> polysilicon layers 515 constitute an external base 516.

[0011] An opening is formed through the p<sup>+</sup> polysilicon layer 515 and the third oxide film 517 at a position located above the base opening 518 of the second oxide film 512. Fourth oxide films 520 having a thickness of about 30 nm are formed on the side faces of the p<sup>+</sup> polysilicon layer 515. On the fourth oxide films 520, sidewalls 521 made of polysilicon having a thickness of about 100 nm are formed. An n<sup>+</sup> polysilicon layer 529 is provided on the third oxide film 517 burying the base opening 518. The n<sup>+</sup> polysilicon layer 529 serves as an emitter drawing electrode. The fourth oxide films 520 electrically isolate the p<sup>+</sup> polysilicon layer 515 from the n<sup>+</sup> polysilicon layer 529, as well as blocking the impurities in the p<sup>+</sup> polysilicon layer 515 from diffusing to the n<sup>+</sup> polysilicon layer 529. The third oxide film 517 electrically isolates the upper surface of the p<sup>+</sup> polysilicon layer 515 from the n<sup>+</sup> polysilicon layer 529.

[0012] Ti suicide layers 524 are formed on the surfaces of the collector drawing layer 507, the p<sup>+</sup> polysilicon layer 515, and the n<sup>+</sup> polysilicon layer 529. The outer side faces of the n<sup>+</sup> polysilicon layer 529 and the p<sup>+</sup> polysilicon layer 515 are covered with sidewalls 523. The resultant entire substrate is covered with an interlayer insulating film 525, through which are formed contact holes respectively reaching the n<sup>+</sup> collector drawing layer 507, the p<sup>+</sup> polysilicon layer 515 as part of the external base, and the n<sup>+</sup> polysilicon layer 529 as the emitter drawing electrode. The contact holes are filled with tungsten (W) plugs 526, and metal interconnects 527 extend on the interlayer insulating film 525 so as to be in contact with the W plugs 526.

[0013] The width W1 of the base opening 518 is determined by the amount of wet etching of the second oxide film 512 as will be described later. Of the entire base composed of the internal base 519 and the external base 516, the substantial portion forming the pn junction together with the collector layer 502 is the portion of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 511a that is in contact with the collector layer 502. The width of this substantial base portion is determined by the width W3 of the collector opening 510 of the first oxide film 508.

[0014] The Si<sub>1-x</sub>Ge<sub>x</sub> layer is mostly doped with p-

type impurities such as boron (B) at about  $2 \times 10^{18}$  atoms  $\cdot$  cm<sup>-3</sup>, while the Si layer is doped by diffusion of n-type impurities such as phosphorous (P) from the n<sup>+</sup> polysilicon layer 529 in the density distribution between  $1 \times 10^{20}$  atoms  $\cdot$  cm<sup>-3</sup> and  $1 \times 10^{17}$  atoms  $\cdot$  cm<sup>-3</sup>. The Si layer is formed in succession on the Si<sub>1-x</sub>Ge<sub>x</sub> layer so that the lower surface of the overlying n<sup>+</sup> polysilicon layer 529 be located farther from the pn junction so as to prevent recombination of carriers from being promoted by a number of interface states and defects existing in the n<sup>+</sup> polysilicon layer 529.

[0015] The width W2 of the active region is determined by the distance between the adjacent shallow trenches 503. The active region-isolation junctions Rai (junctions between the active region and the device isolation) are junctions between different materials of silicon and silicon oxide, which tend to cause leak current through interface states. The width W2 of the active region is therefore designed to be larger than the width W3 of the collector opening 510 so that the active region-isolation junctions Rai be located outside the range of the collector opening 510 to minimize the influence of the leak current.

[0016] SiGe islands 511b exist on the first oxide film 508, which are not deposited intentionally but are aggregates of Si and Ge atoms attached to the first oxide film 508 during the formation of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 511a by ultra high vacuum chemical vapor deposition (UHV-CVD) as will be described later.

[0017] Hereinafter, the conventional fabrication method of the HBT shown in Figure 12 will be described with reference to Figures 13(a) and 13(b) through 16 that are cross-sectional views illustrating the steps of the fabrication process.

[0018] In the step shown in Figure 13(a), a Si single-crystalline layer is grown by epitaxy while being doped with n-type impurities, or grown by epitaxy followed by ion implantation, to form the n-type retrograde well 501 having a depth of about 1  $\mu$ m in the upper portion of the Si (001) substrate 500. Alternatively, the retrograde well 501 may be formed by merely implanting ions in part of the Si substrate 500 without involving epitaxial growth. In either case, it is necessary to adjust the density of the n-type impurities to about  $1 \times 10^{17}$  atoms  $\cdot$  cm<sup>-3</sup> in the surface region of the Si substrate 500 that is to be the collector layer of the HBT.

[0019] Thereafter, the shallow trench 503 filled with silicon oxide and the deep trench 504 composed of the undoped polysilicon film 505 and the silicon oxide film 506 surrounding the undoped polysilicon film 505 are formed as the device isolation so as to have depths of about 0.35  $\mu$ m and 2  $\mu$ m, respectively. The region sandwiched by the adjacent shallow trenches 503 is defined as the collector layer 502. The collector drawing layer 507 for ensuring contact with the electrode of the collector layer 502 via the retrograde well 501 is formed in the region of the Si substrate 500 isolated from the collector layer 502 by the shallow trench 503. In this

step, the width W2 of the active region is determined by the distance between the adjacent shallow trench s 503.

[0020] Thereafter, a gate insulating film, a gate electrode, and source/drain regions as the basic structure of each MOSFET of the CMOS device are formed by a normal fabrication method although illustration and description of this fabrication are omitted.

[0021] In the step shown in Figure 13(b), the first oxide film 508 is deposited on the wafer to a thickness of about 30 nm by chemical vapor deposition (CVD) using tetraethoxysilane (TEOS) and oxygen at a temperature of 680°C. The first oxide film 508 is then wet-etched with hydrofluoric acid or the like to form the collector opening 510 having the width W3 that is narrower than the width W2 of the active region for the reason described above. The portion of the surface of the Si substrate 500 exposed inside the collector opening 510 is treated with a mixture of ammonium hydroxide and hydro peroxide to form a protection oxide film having a thickness of about 1 nm on the exposed portion. The resultant wafer in this state is placed in a chamber of a UHV-CVD apparatus, where the wafer is heat-treated in a hydrogen atmosphere to remove the protection oxide film and then a gas of disilane ( $\text{Si}_2\text{H}_6$ ) and germane ( $\text{GeH}_4$ ) containing diboran ( $\text{B}_2\text{H}_6$ ) for doping is introduced into the chamber while heating to 550°C, to allow the  $\text{Si}_{1-x}\text{Ge}_x$  layer to be grown by epitaxy to a thickness of about 60 nm on the exposed surface of the Si substrate 500 inside the collector opening 510. Subsequent to the formation of the  $\text{Si}_{1-x}\text{Ge}_x$  layer, the supply gas to the chamber is changed to disilane to grow the Si layer having a thickness of about 10 nm by epitaxy on the  $\text{Si}_{1-x}\text{Ge}_x$  layer, thereby forming the  $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$  layer 511a. At this time, while the  $\text{Si}_{1-x}\text{Ge}_x$  layer doped with boron (B) is of the p-type having a boron density of about  $2 \times 10^{18} \text{ atoms} \cdot \text{cm}^{-3}$ , the Si layer is not doped with impurities. During the formation of the  $\text{Si}_{1-x}\text{Ge}_x$  layer, disilane, germane, and diboran are also deposited on the surface of the first oxide film 508, which are however not crystallized but form aggregates of Si and Ge atoms as the SiGe islands 511b.

[0022] In the step shown in Figure 14(a), the second oxide film 512 having a thickness of 30 nm is formed on the resultant wafer, and then patterned by dry etching to form the base junction openings 514. By the formation of the base junction openings 514, the peripheries of the  $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$  layer 511a and part of the first oxide film 508 are exposed, while the center of the  $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$  layer 511a is covered with the second oxide film 512. Since the SiGe islands 511b are formed on the first oxide film 508, the surface of the second oxide film 512 deposited on the first oxide film 508 has a considerably uneven profile.

[0023] In the step shown in Figure 14(b), the p<sup>+</sup> polysilicon layer 515 doped with impurities at a high density of about  $1 \times 10^{20} \text{ atoms} \cdot \text{cm}^{-3}$  or more is deposited to a thickness of about 150 nm on the wafer

by CVD. Subsequently, the third oxide film 517 is deposited to a thickness of about 100 nm on the resultant wafer. The third oxide film 517 and the p<sup>+</sup> polysilicon layer 515 are then patterned by dry etching to form the base opening 518 at the centers thereof so as to reach the second oxide film 512. The base opening 518 is made smaller than the center portion of the second oxide film 512 so as not to overlap the base junction openings 514. Thus, in this step, the external base 516 composed of the p<sup>+</sup> polysilicon layer 515 and the portion of the  $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$  layer 511a excluding the center thereof is formed. During this step, in general, the side portions of the third oxide film 517 and the p<sup>+</sup> polysilicon layer 515 as viewed from the figure are also etched away. It should be understood that a larger area of the p<sup>+</sup> polysilicon layer 515 is left unetched on the left side as viewed from the figure for securing a region for base contact in a later stage.

[0024] In the step shown in Figure 15(a), the fourth oxide film 520 having a thickness of about 30 nm and a polysilicon film having a thickness of about 150 nm are deposited by CVD on the entire surface of the resultant wafer. The polysilicon film is then etched back by anisotropic dry etching to form the sidewalls 521 made of polysilicon on the side faces of the p<sup>+</sup> polysilicon layer 515 and the third oxide film 517 via the fourth oxide film 520. The wafer is then subjected to wet etching with hydrofluoric acid to remove the exposed portions of the second oxide film 512 and the fourth oxide films 520. By this wet etching, the Si layer of the  $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$  layer 511a is exposed inside the base opening 518. In addition, since the wet etching is anisotropic, the second oxide film 512 and the fourth oxide film 520 are also etched in the transverse direction, resulting in increasing the size of the base opening 518. The width W1 of the base opening 518 is thus determined by the amount of this wet etching. Moreover, during this wet etching, the portions of the first oxide film 508 that are not covered with the SiGe islands 511b are also etched away, resulting in partly exposing the surface of the n<sup>+</sup> collector drawing layer 507 and the like.

[0025] In the step shown in Figure 15(b), the n<sup>+</sup> polysilicon layer 529 having a thickness of about 250 nm is deposited and patterned by dry etching to form the emitter drawing electrode. After the etching, the deposited polysilicon is also left on the side faces of the p<sup>+</sup> polysilicon layer 515 as sidewalls. During the etching, also, the portions of the surface of the n<sup>+</sup> collector drawing layer 507 and the like exposed in the step shown in Figure 15(a) are etched by overetching of the n<sup>+</sup> polysilicon layer 529, resulting in an uneven surface of the Si substrate 500.

[0026] In the step shown in Figure 16, an oxide film having a thickness of about 120 nm is deposited on the resultant wafer and dry-etched to form the sidewalls 523 on the side faces of the n<sup>+</sup> polysilicon layer 529 and the p<sup>+</sup> polysilicon layer 515. By this dry etching, also, the surfaces of the n<sup>+</sup> polysilicon layer 529, the p<sup>+</sup> polysil-

con layer 515, and the  $n^+$  collector drawing layer 507 are exposed.

[0027] Subsequently, the following processing is performed to obtain the structure shown in Figure 12. First, Ti is deposited to a thickness of about 40 nm on the entire surface of the resultant wafer by sputtering, and the resultant surface is subjected to RTA (rapid thermal annealing) at 675°C for 30 seconds to form the Ti silicide layers 524 on the exposed surfaces of the  $n^+$  polysilicon layer 529, the  $p^+$  polysilicon layer 515, and the  $n^+$  collector drawing layer 507. After selective removal of the non-reacted portions of the Ti films, the resultant wafer is annealed to change the crystal structure of the Ti silicide layers 524.

[0028] The interlayer insulating film 525 is then formed over the entire surface of the wafer, and the contact holes are formed therethrough to reach the  $n^+$  polysilicon layer 529, the  $p^+$  polysilicon layer 515, and the  $n^+$  collector drawing layer 507. The contact holes are then filled with tungsten (W) films to form the W plugs 526. An aluminum alloy film is then deposited on the entire surface of the wafer and patterned to form the metal interconnects 527 extending on the interlayer insulating film 525 to be connected with the W plugs 526.

[0029] By the process described above, the HBT having the structure shown in Figure 12, that is, the HBT including the collector made of  $n$ -type Si, the base made of  $p^+$ -type  $Si_{1-x}Ge_x$ , and the emitter made of  $n^+$ -type Si is realized. It should be noted that the Si layer of the  $Si/Si_{1-x}Ge_x$  layer 511a has been changed to an  $n^+$ -type Si layer with a high density of  $n$ -type impurities (phosphorus, etc.) diffused from the  $n^+$  polysilicon layer 529.

[0030] However, the conventional HBT with the above structure has the following disadvantages.

[0031] First, the width  $W_2$  of the active region is larger than the width  $W_3$  of the collector opening 518 in order to avoid an influence of stress of the shallow trenches 503. The width  $W_3$  of the collector opening 518 defines the area of the region that connects the  $p^+$  polysilicon layer 515 and the  $Si/Si_{1-x}Ge_x$  layer 511a together serving as the external base 516. Reduction of the width  $W_3$  is therefore limited. In addition, the active region/isolation junction  $R_{ai}$  that is a junction of different materials has a large stress. If this active region/isolation junction  $R_{ai}$  is located closer to the external base 516, the electrical characteristics of the resultant HBT will be adversely influenced by stress-induced leak current and the like.

[0032] Secondly, in the step shown in Figure 13(b), the SiGe islands 511b are formed on the first oxide film 508 during the deposition of the  $Si/Si_{1-x}Ge_x$  layer 511a on the Si substrate 500. This causes various disadvantages in the aspect of process control in the subsequent steps, such as lowering the flatness of the second oxide film 512 deposited thereon and making the surface of the  $n^+$  collector drawing layer 507 uneven.

[0033] Figures 17(a) through 17(c) are cross-sectional views illustrating the formation of the SiGe

islands.

[0034] Referring to Figure 17(a), a  $Si_{1-x}Ge_x$  layer is selectively grown by CVD on the Si substrate 500 with the first oxide film 508 having the collector opening 510 being formed thereon. During an initial predetermined period (incubation time), the  $Si_{1-x}Ge_x$  layer is selectively grown only on the Si substrate 500 inside the collector opening 510, with no attachment of Si and Ge atoms to the first oxide film 508.

[0035] After the incubation time has passed, however, as shown in Figure 17(b), Si and Ge atoms start to attach to the surface of the first oxide film 508 forming the SiGe islands 511b. Once the  $Si/Si_{1-x}Ge_x$  layer 511a has been formed by growing the Si layer on the  $Si_{1-x}Ge_x$  layer by epitaxy, the SiGe islands 511b are left attached to the first oxide film 508.

[0036] Alternatively, the SiGe islands 511b may be grown to form a poly-SiGe layer 511c as shown in Figure 17(c) depending on the conditions of the CVD.

[0037] In other words, if the selective growth of the  $Si_{1-x}Ge_x$  layer can be completed within the incubation time, the  $Si/Si_{1-x}Ge_x$  layer 511a will be formed without allowing the SiGe islands 511b to be formed on the first oxide film 508. In general, the incubation time is closely related to the conditions such as the pressure and flow rate of the gas and the growth temperature. Therefore, the conditions for enabling the  $Si_{1-x}Ge_x$  layer having a predetermined thickness to be grown selectively only on the Si substrate 500 are extremely strict. Precise control will be required to satisfy the conditions. In practice, therefore, it is difficult to realize stable selective growth of the  $Si_{1-x}Ge_x$  layer.

[0038] Thirdly, as an incidental disadvantage, in the conventional HBT fabrication process, after the  $p^+$  polysilicon layer 515 as part of the external base 516 has been patterned in the step shown in Figure 14(b), the  $n^+$  polysilicon layer 529 serving as the emitter drawing electrode is patterned in the step shown in Figure 15(b). In the latter patterning,  $n^+$  polysilicon is left unetched at the step portions of the existing layers as sidewalls. In addition, the  $n^+$  collector drawing layer 507 and the like may be damaged by over-etching. These phenomena may not only lower the process controllability but also cause leak current. In particular, in the fabrication process of a Bi-CMOS device that includes CMOS in addition to HBT on the same substrate, the CMOS may also be damaged.

## SUMMARY OF THE INVENTION

[0039] An object of the present invention is providing semiconductor devices, serving as a hetero bipolar transistor and a SiGe-BiCMOS device, with a reduced transistor area, reduced leak current, and improved process controllability, and methods for fabricating such semiconductor devices.

[0040] The semiconductor device of this invention is a semiconductor device serving as a bipolar transistor

formed at an active region of a semiconductor substrate. The device includes: device isolation regions formed in portions of the semiconductor substrate for surrounding the active region; a collector layer of a first conductivity type formed in a region of the semiconductor substrate sandwiched by the device isolation regions; an insulating layer formed on the semiconductor substrate, the insulating layer having a collector opening of which range covers the collector layer and portions of the device isolation regions; a base layer of a second conductivity type formed on the portion of the semiconductor substrate located within the collector opening and on the insulating layer, the base layer including an internal base and an external base surrounding the internal base; and an emitter layer of the first conductivity type formed on the internal base.

**[0041]** With the above construction where the active region is narrower than the collector opening, the area occupied by the transistor can be reduced.

**[0042]** The semiconductor device may further include junction leak prevention layers located in regions of the semiconductor substrate right under the external base and adjacent to the device isolation regions, the junction leak prevention layers including impurities of the second conductivity type. With this construction, the pn junction becomes farther from the junctions between the active layer and the device isolation regions, thereby minimizing generation of leak current through interface states or lattice defect due to stress applied to the junctions between the active layer and the device isolation regions.

**[0043]** The first method for fabricating a semiconductor device of this invention is a fabrication method of a semiconductor device serving as a bipolar transistor having an emitter layer, a base layer, and a collector layer formed at an active region of a semiconductor substrate. The method includes the steps of: (a) forming device isolation regions in portions of the semiconductor substrate for surrounding the active region; (b) forming a collector layer of a first conductivity type in a region of the semiconductor substrate sandwiched by the device isolation regions; (c) after the steps (a) and (b), depositing a first insulating layer on the semiconductor substrate and then forming a collector opening through a portion of the first insulating layer so that the range of the collector opening covers the collector layer and portions of the device isolation regions; and (d) forming a semiconductor layer of a second conductivity type on the portion of the semiconductor substrate located inside the collector opening for defining at least an internal base and an external base surrounding the internal base.

**[0044]** By the above method, a bipolar transistor with a reduced occupying area can be easily fabricated.

**[0045]** The method may further includes the steps of: (e) after the step (d), forming a second insulating layer on the semiconductor substrate, and then forming base junction openings by removing portions of the sec-

ond insulating layer ranging from positions located above peripheries of the semiconductor layer to positions located above inner ends of the device isolation regions while remaining a portion of the second insulating layer located above a center of the semiconductor layer, by etching using a patterned photoresist; and (f) forming junction leak prevention layers by introducing impurities of the second conductivity type in regions of the semiconductor substrate located under the base junction openings. This method makes it possible to fabricate a semiconductor device that can minimize generation of leak current due to stress applied to the junctions between the active layer and the device isolation regions.

**[0046]** Alternatively, the method may further include the steps of: (e) after the step (d), forming a second insulating layer on the semiconductor substrate, and then forming base junction openings by removing portions of the second insulating layer located above peripheries of the semiconductor layer while remaining a portion of the second insulating layer located above a center of the semiconductor layer, by etching using a patterned photoresist; (f) depositing a first conductor layer and a third insulating layer on the semiconductor substrate, and then forming a base opening through the first conductor layer and the third insulating layer to reach a portion of the second insulating layer left on the internal base; (g) forming a fourth insulating layer covering a side face of the first conductor layer exposed in the base opening; (h) removing a portion of the second insulating layer left on the internal base of the semiconductor layer exposed inside the base opening to expose a portion of the semiconductor layer on the bottom of the base opening; (i) after the step (h), forming a second conductor layer burying the base opening; and (j) after the step (i), removing side portions of the first conductor layer and the third insulating layer by etching to expose a portion of the semiconductor substrate to be used as a collector drawing layer. This method makes it possible to fabricate a semiconductor device that can prevent problems such as generation of leak current due to residues of the material for the second conductor layer left on the side faces of the first conductor layer as sidewalls.

**[0047]** The second method for fabricating a semiconductor device of this invention is a fabrication method of a semiconductor device including a bipolar transistor having at least an emitter layer, a base layer, and a collector layer and MISFET having at least a gate insulating film, a gate electrode, and source/drain regions, formed on a semiconductor substrate. The method includes the steps of: (a) forming the collector layer of the bipolar transistor in a bipolar transistor formation region and forming the gate insulating film, the gate electrode, and the source/drain regions of the MISFET in a MISFET formation region; (b) depositing a first insulating layer and a reductive film on the semiconductor substrate, and then removing a portion of the first

insulating layer and the reductive film located above the collector layer in the bipolar transistor formation region to form a collector opening; and (c) growing by epitaxy a semiconductor layer of a second conductivity type on a portion of the semiconductor substrate located inside the collector opening and the reductive film for forming at least an internal base and an external base surrounding the internal base.

[0048] By the above method, the semiconductor film is grown roughly uniformly on the reductive film on the first insulating layer irrespective of whether selective epitaxial growth conditions or non-selective epitaxial growth conditions are employed for the growth of the semiconductor layer. As a result, disadvantages caused by islands of the semiconductor film that may otherwise be formed can be overcome.

[0049] In the step (c), the semiconductor layer may be formed so as to include at least one of  $\text{Si}_{1-x}\text{Ge}_x$  ( $0 \leq x \leq 1$ ),  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  ( $0 \leq x+y \leq 1$ ), and  $\text{Si}_{1-y}\text{C}_y$  ( $0 \leq y \leq 1$ ). With such a semiconductor layer, the resultant hetero bipolar transistor is excellent in high-frequency characteristics and capable of sharing the fabrication process with a silicon device.

[0050] In the step (b), the reductive film is preferably formed to include one material selected from the group consisting of polysilicon, amorphous silicon, and silicon nitride.

[0051] The method may further include the steps of: (d) after the step (c), forming a second insulating layer on the semiconductor substrate, and then removing portions of the second insulating layer located above peripheries of the semiconductor layer while remaining a portion of the second insulating layer located above a center of the semiconductor layer to form base junction openings; (e) depositing a first conductor layer and a third insulating layer on the semiconductor substrate, and then forming a base opening through portions of the first conductor layer and the third insulating layer to reach a portion of the second insulating layer left on the internal base; (f) forming an inter-electrode insulating layer covering a side face of the first conductor layer exposed in the base opening; (g) removing a portion of the second insulating layer left on the internal base of the semiconductor layer exposed in the base opening by etching to expose a portion of the semiconductor layer on the bottom of the base opening; (h) forming a second conductor layer to be used as an emitter drawing electrode burying the base opening; (i) removing part of the third insulating layer, the first conductor layer, the semiconductor layer, and the reductive film in the bipolar transistor formation region, and the entire of the third insulating layer, the first conductor layer, the semiconductor layer, and the reductive film in the MISFET formation region; (j) after the step (i), depositing an insulating film on the semiconductor substrate and etching back the insulating film to form sidewalls on side faces of the first conductor layer, the semiconductor layer, and the reductive film in the bipolar transistor formation

region and on the side faces of the gate electrode in the MISFET formation region; and (k) removing the first insulating layer to expose portions of the semiconductor substrate to be used as a collector drawing layer in the bipolar transistor formation region and the source/drain regions in the MISFET formation region. This ensures to prevent the MISFET formation region and the like from being polluted with Ge and the like.

[0052] The steps (j) and (k) are preferably performed simultaneously.

[0053] At least one of the insulating layers may comprise a silicon oxide film formed at a temperature of 700°C or lower. This minimizes degradation of the impurity density profile of the relevant components of the semiconductor device.

[0054] In the step (c), the semiconductor layer may be formed by sequentially depositing a layer made of at least one of  $\text{Si}_{1-x}\text{Ge}_x$  ( $0 \leq x \leq 1$ ),  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  ( $0 \leq x+y \leq 1$ ), and  $\text{Si}_{1-y}\text{C}_y$  ( $0 \leq y \leq 1$ ) and a Si layer, and the method may further include the steps of: (d) after the step (c), forming a second insulating layer on the semiconductor substrate, and then removing portions of the second insulating layer located above peripheries of the semiconductor layer while remaining a portion of the second insulating layer located above a center of the semiconductor layer to form base junction openings; (e) depositing a first conductor layer and a third insulating layer on the semiconductor substrate, and then forming a base opening through portions of the first conductor layer and the third insulating layer to reach a portion of the second insulating layer left on the internal base; (f) forming an inter-electrode insulating layer covering a side face of the first conductor layer exposed in the base opening; (g) removing a portion of the second insulating layer left on the internal base of the semiconductor layer exposed in the base opening by etching to expose a portion of the semiconductor layer on the bottom of the base opening; (h) after the step (g), forming a second conductor layer to be used as an emitter drawing electrode burying the base opening; and (i) diffusing impurities of a first conductivity type to part of the Si layer from the second conductor layer to form an emitter layer in the Si layer.

[0055] The above method ensures formation of the emitter layer including a high density of impurities of the first conductivity type.

## BRIEF DESCRIPTION OF THE DRAWINGS

[0056]

Figure 1 is a cross-sectional view of a bipolar transistor of a semiconductor device of EMBODIMENT 1 according to the present invention.

Figures 2(a) and 2(b) are cross-sectional views illustrating the steps of forming a  $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$  layer in a collector opening in the fabrication process of the semiconductor device of EMBODIMENT 1.

Figures 3(a) and 3(b) are cross-sectional views illustrating the steps of forming a base opening through a p<sup>+</sup> polysilicon layer in the fabrication process of the semiconductor device of EMBODIMENT 1.

Figures 4(a) and 4(b) are cross-sectional views illustrating the steps of forming a n<sup>+</sup> polysilicon layer in the base opening in the fabrication process of the semiconductor device of EMBODIMENT 1.

Figures 5(a) and 5(b) are cross-sectional views illustrating the steps of patterning the side faces of the p<sup>+</sup> polysilicon layer in the fabrication process of the semiconductor device of EMBODIMENT 1.

Figure 6 is a cross-sectional view of a SiGe-BiCMOS device as a semiconductor device of EMBODIMENT 2 according to the present invention.

Figures 7(a) and 7(b) are cross-sectional views illustrating the steps of forming a gate electrode and other components of MISFET in the fabrication process of the semiconductor device of EMBODIMENT 2.

Figures 8(a) and 8(b) are cross-sectional views illustrating the steps of forming a first insulating film, a polysilicon layer, and a Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer in the fabrication process of the semiconductor device of EMBODIMENT 2.

Figures 9(a) and 9(b) are cross-sectional views illustrating the steps of forming a base opening through a p<sup>+</sup> polysilicon layer in the fabrication process of the semiconductor device of EMBODIMENT 2.

Figures 10(a) and 10(b) are cross-sectional views illustrating the steps of forming a n<sup>+</sup> polysilicon layer in the base opening in the fabrication process of the semiconductor device of EMBODIMENT 2.

Figures 11(a) and 11(b) are cross-sectional views illustrating the steps of patterning the side faces of the p<sup>+</sup> polysilicon layer in the fabrication process of the semiconductor device of EMBODIMENT 2.

Figure 12 is a cross-sectional view of a conventional bipolar transistor.

Figures 13(a) and 13(b) are cross-sectional views illustrating the steps of forming a Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer in a collector opening in the fabrication process of the conventional semiconductor device.

Figures 14(a) and 14(b) are cross-sectional views illustrating the steps of forming a base opening through a p<sup>+</sup> polysilicon layer in the fabrication process of the conventional semiconductor device.

Figures 15(a) and 15(b) are cross-sectional views illustrating the steps of patterning the p<sup>+</sup> polysilicon layer and forming a n<sup>+</sup> polysilicon layer in the base opening in the fabrication process of the conventional semiconductor device.

Figure 16 is a cross-sectional view illustrating the step of forming sidewalls on the side faces of the polysilicon layers in the fabrication process of the conventional semiconductor device.

Figures 17(a) through 17(c) are cross-sectional views illustrating generation of SiGe islands in the fabrication process of the conventional bipolar transistor.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0057] Hereinafter, preferred embodiments of the present invention will be described with reference to the accompanying drawings.

### EMBODIMENT 1

[0058] Figure 1 is a cross-sectional view of a semiconductor device of EMBODIMENT 1 according to the present invention, particularly illustrating a hetero bipolar transistor (HBT) fabricated by a fabrication process of a SiGe-BiCMOS device in the procedure of forming first MISFET and thereafter HBT.

[0059] Referring to Figure 1, the upper portion of a Si (001) substrate 100 constitutes a retrograde well 101 having a depth of 1 μm that contains n-type impurities such as phosphorous introduced therein by epitaxial growth, ion implantation, or the like. The density of the n-type impurities in the surface portion of the Si substrate 100 is adjusted to about  $1 \times 10^{17}$  atoms/cm<sup>3</sup>. As device isolation, there are provided a shallow trench 103 filled with silicon oxide and a deep trench 104 composed of an undoped polysilicon film 105 and a silicon oxide film 106 surrounding the undoped polysilicon film 105. The thickness of the shallow trench 103 is about 0.35 μm and that of the deep trench 104 is about 2 μm.

[0060] A collector layer 102 extends the region of the Si substrate 100 sandwiched between the adjacent trenches 103. An n<sup>+</sup> collector drawing layer 107 is located in the region of the Si substrate 100 isolated from the collector layer 102 by the shallow trench 103 for securing contact with an electrode of the collector layer 102 via the retrograde well 101.

[0061] A first oxide film 108 having a thickness of about 30 nm is provided on the Si substrate 100. A collector opening 110 is formed through the first oxide film 108. A Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 is formed on the portion of the surface of the Si substrate 100 exposed inside the collector opening 110. The Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 is composed of a p-type impurity doped Si<sub>1-x</sub>Ge<sub>x</sub> layer having a thickness of about 60 nm and a Si layer having a thickness of about 10 nm. The Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 exists only on the portion of the surface of the Si substrate 100 exposed inside the collector opening 110 by selective growth. The lower portion of the center of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 (the center corresponds to a lower region of a base opening 118 to be described later) serves as an internal base 119, while the upper portion of the center of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 serves as an emitter layer. The Si<sub>1-x</sub>Ge<sub>x</sub> layer is mostly doped with p-type impurities such as boron (B) at about  $2 \times 10^{18}$  atom-

$s \cdot \text{cm}^{-3}$ , while the Si layer is doped by diffusion of n-type impurities such as phosphorous (P) from an n<sup>+</sup> polysilicon layer 129 to be described later in the density distribution between  $1 \times 10^{20} \text{ atoms} \cdot \text{cm}^{-3}$  and  $1 \times 10^{17} \text{ atoms} \cdot \text{cm}^{-3}$ . The Si layer is formed in succession on the Si<sub>1-x</sub>Ge<sub>x</sub> layer so that the lower surface of the overlying n<sup>+</sup> polysilicon layer 129 be located farther from the pn junction so as to prevent recombination of carriers from being promoted by a number of interface states and defects existing in the n<sup>+</sup> polysilicon layer 129.

[0062] The width W1 of the base opening 118 is determined by the amount of wet etching of a second oxide film 112 to be described later. Of the entire base composed of the internal base 119 and the external base 116, the substantial portion forming the pn junction together with the collector layer 102 is the portion of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 that is in contact with the collector layer 102. The width of this substantial base portion is determined by the width W3 of the collector opening 110 of the first oxide film 108.

[0063] In this embodiment, the inner ends of the shallow trenches 103 are located at positions closer to the center of the HBT than the peripheries of the collector opening 110, so that the width W2 of the active region is smaller than the width W3 of the collector opening 110. With the shallow trenches 103 being closer to each other, the entire area of the HBT can be reduced. Meanwhile, this arrangement results in that the active region-isolation junctions Rai exist inside a carrier migration region of the HBT. This may cause problems such as generation of a defect due to stress. In order to avoid such problems, p-type junction leak prevention layers 113 are provided in the vicinity of the active region-isolation junctions Rai by implanting p-type impurities in a self-aligned manner with respect to the collector opening 110. The density of the impurities in the surface portions of the p-type junction leak prevention layers 113 is preferably about  $3 \times 10^{17} \text{ atoms} \cdot \text{cm}^{-3}$ .

[0064] The second oxide film 112 having a thickness of about 30 nm exists as an etch stopper on the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 and the first oxide film 108. The second oxide film 112 has base junction openings 114 and the base opening 118. A p<sup>+</sup> polysilicon layer 115 having a thickness of about 150 nm is provided over the second oxide film 112 burying the base junction openings 114, and a third oxide film 117 is provided on the p<sup>+</sup> polysilicon layer 115. The portion of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 excluding the lower region of the base opening 118 and the p<sup>+</sup> polysilicon layer 115 constitute the external base 116.

[0065] An opening is formed through the p<sup>+</sup> polysilicon layer 115 and the third oxide film 117 at a portion located above the base opening 118 of the second oxide film 112. Fourth oxide films 120 having a thickness of about 30 nm are provided on the side faces of the p<sup>+</sup> polysilicon layer 115. On the fourth oxide films 120, sidewalls 121 made of polysilicon having a thick-

ness of about 100 nm are provided. The n<sup>+</sup> polysilicon layer 129 extends over the third oxide film 117 burying the base opening 118. The n<sup>+</sup> polysilicon layer 129 serves as an emitter drawing electrode. The fourth oxide films 120 electrically isolate the p<sup>+</sup> polysilicon layer 115 from the n<sup>+</sup> polysilicon layer 129, as well as blocking the impurities in the p<sup>+</sup> polysilicon layer 115 from diffusing to the n<sup>+</sup> polysilicon layer 129. The third oxide film 117 electrically isolates the upper surface of the p<sup>+</sup> polysilicon layer 115 from the n<sup>+</sup> polysilicon layer 129. The outer side faces of the n<sup>+</sup> polysilicon layer 129 and the p<sup>+</sup> polysilicon layer 115 are covered with sidewalls 123.

[0066] Ti silicide layers 124 are provided on the surfaces of the collector drawing layer 107, the p<sup>+</sup> polysilicon layer 115, and the n<sup>+</sup> polysilicon layer 129. The outer side faces of the n<sup>+</sup> polysilicon layer 129 and the p<sup>+</sup> polysilicon layer 115 are different from those of the conventional HBT structure shown in Figure 12. This is due to the difference in the order of patterning of the p<sup>+</sup> polysilicon layer 115 and the n<sup>+</sup> polysilicon layer 129 as will be described later. In this embodiment, with the structure described above, generation of a damage in the n<sup>+</sup> collector drawing layer 107 and the like can be effectively prevented as will be described later.

[0067] The resultant entire substrate is covered with an interlayer insulating film 125, through which are formed contact holes respectively reaching the n<sup>+</sup> collector drawing layer 107, the p<sup>+</sup> polysilicon layer 115 as part of the external base, and the n<sup>+</sup> polysilicon layer 129 as the emitter drawing electrode. The contact holes are filled with W plugs 126, and metal interconnects 127 extend on the interlayer insulating film 125 so as to be in contact with the W plugs 126.

[0068] The values shown herein as the thickness of the respective layers represent typical values. In practice, an appropriate thickness may be used depending on the kind and use of the HBT.

[0069] Hereinafter, the fabrication process for realizing the structure shown in Figure 1 will be described with reference to Figures 2(a) and 2(b) through 5(a) and 5(b), which are cross-sectional views of the HBT of the SiGe-BiCMOS of EMBODIMENT 1 illustrating the respective steps of the fabrication method thereof.

[0070] In the step shown in Figure 2(a), an Si single-crystalline layer is grown by epitaxy while being doped with n-type impurities, or grown by epitaxy followed by high-energy ion implantation, to form the n-type retrograde well 101 having a depth of about  $1 \mu\text{m}$  in the upper portion of the Si (001) substrate 100. Alternatively, the retrograde well 101 may be formed by merely implanting ions in part of the Si substrate 100 without involving epitaxial growth. In either case, the density of the n-type impurities in the surface region of the Si substrate 100 should be adjusted to about  $1 \times 10^{17} \text{ atoms} \cdot \text{cm}^{-3}$  so that the surface region can serve as the collector layer of the HBT.

[0071] Thereafter, the shallow trench 103 filled with

silicon oxide and the deep trench 104 composed of the undoped polysilicon film 105 and the silicon oxide film 106 surrounding the undoped polysilicon film 105 are formed as the device isolation so as to have depths of about  $0.35\text{ }\mu\text{m}$  and  $2\text{ }\mu\text{m}$ , respectively. The region sandwiched by the adjacent shallow trenches 103 is defined as the collector layer 102. The  $n^+$  collector drawing layer 107 is formed in the region of the Si substrate 100 isolated from the collector layer 102 by the shallow trench 103 for securing contact with a collector electrode. In this step, the width W2 of the active region is determined by the distance between the adjacent shallow trenches 103. In this embodiment, the width W2 of the active region is made smaller than that of the conventional HBT.

[0072] Thereafter, a gate insulating film, a gate electrode, source/drain regions, and the like as the basic structure of each MISFET (metal-insulator semiconductor field effect transistor) of the CMOS device are formed by a normal fabrication method although illustration and description of this fabrication are omitted.

[0073] In the step shown in Figure 2(b), the first oxide film 108 is deposited to a thickness of about 30 nm on the wafer by CVD using tetraethoxysilane (TEOS) and oxygen at a temperature of  $680^\circ\text{C}$ . The first oxide film 108 is then wetetched with hydrofluoric acid or the like to form the collector opening 110 having the width W3 that is larger than the width W2 of the active region. That is, the collector opening 110 is made wider than the active region by forming the collector opening 110 so that the active region-isolation junctions Rai (boundaries between the shallow trenches 103 and the surface portion of the Si substrate 100) are located within the range of the collector opening 110. In fact, the width of the collector opening 110 is substantially the same as that of the conventional HBT. As a result that the distance between the shallow trenches 103 is made smaller than that of the conventional HBT, the width W3 of the collector opening 110 becomes relatively larger than the width W2 of the active region. This arrangement however may cause the problem of increased base-collector leak current through interface states or lattice defects due to stress generated at the junction of different materials if no measures are taken. In order to avoid this problem, the junction leak prevention layers 113 are formed as will be described later.

[0074] The portion of the surface of the Si substrate 100 exposed inside the collector opening 110 is treated with a mixture of ammonium hydroxide and hydro peroxide to form a protection oxide film having a thickness of about 1 nm on the exposed portion. The resultant wafer in this state is placed in a chamber of a UHV-CVD apparatus, where the wafer is heat-treated in a hydrogen atmosphere to remove the protection oxide film and then a gas of disilane ( $\text{Si}_2\text{H}_6$ ) and germane ( $\text{GeH}_4$ ) containing diboran ( $\text{B}_2\text{H}_6$ ) for doping is introduced into the chamber while heating to  $550^\circ\text{C}$ , to allow the  $\text{Si}_{1-x}\text{Ge}_x$  layer to be grown by epitaxy to a thickness of about 60

nm on the exposed surface of the Si substrate 100 inside the collector opening 110. Subsequent to the formation of the  $\text{Si}_{1-x}\text{Ge}_x$  layer, the supply gas to the chamber is changed to disilane, to grow the Si layer having a thickness of about 10 nm by epitaxy on the  $\text{Si}_{1-x}\text{Ge}_x$  layer, thereby forming the  $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$  layer 111. At this time, while the  $\text{Si}_{1-x}\text{Ge}_x$  layer doped with boron (B) is of the p-type having a boron density of about  $2 \times 10^{18}\text{ atoms} \cdot \text{cm}^{-3}$ , the Si layer is not doped with impurities. As in the conventional fabrication process, during the formation of the  $\text{Si}_{1-x}\text{Ge}_x$  layer, Si and Ge atoms may also be deposited on the surface of the first oxide film 108 forming SiGe islands. Such formation of SiGe islands is however avoided by strictly controlling the selective growth in this embodiment.

[0075] In the step shown in Figure 3(a), the second oxide film 112 having a thickness of 30 nm as an etch stopper is formed on the resultant wafer, and then patterned by dry etching using a resist mask Re1 formed on the second oxide film 112 to form the base junction openings 114. As a result, the center of the  $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$  layer 111 is covered with the second oxide film 112, while the peripheries of the  $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$  layer 111 and part of the first oxide film 108 are exposed inside the base junction openings 114. Thereafter, p-type impurities such as boron (B) are implanted using the resist mask Re1 used for the formation of the base junction openings 114, to form the junction leak prevention layers 113 having a density of the impurities of about  $3 \times 10^{17}\text{ atoms} \cdot \text{cm}^{-3}$  in the surface portion as the measures for minimizing the influence of stress at the active region-isolation junctions Rai.

[0076] In the step shown in Figure 3(b), the  $p^+$  polysilicon layer 115 doped with impurities at a high density of about  $1 \times 10^{20}\text{ atoms} \cdot \text{cm}^{-3}$  or more is deposited to a thickness of about 150 nm and subsequently the third oxide film 117 is deposited to a thickness of about 100 nm, on the resultant wafer by CVD. The third oxide film 117 and the  $p^+$  polysilicon layer 115 are then patterned by dry etching to form the base opening 118 at the centers thereof so as to reach the second oxide film 112. The base opening 118 is made smaller than the center portion of the second oxide film 112 so as not to overlap the base junction opening 114. Thus, in this step, the external base 116 composed of the  $p^+$  polysilicon layer 115 and the portion of the  $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$  layer 111 excluding the center thereof is formed. In this embodiment, unlike the step of the conventional HBT fabrication process shown in Figure 14(b), the side portions of the third oxide film 117 and the  $p^+$  polysilicon layer 115 as viewed from the figure are left unetched, so as to minimize residues attaching to etched sidewalls.

[0077] In the step shown in Figure 4(a), the fourth oxide film 120 having a thickness of about 30 nm and a polysilicon film having a thickness of about 150 nm are deposited by CVD on the entire surface of the resultant wafer. The polysilicon film is then etched back by anisotropic dry etching to form the sidewalls 121 made of

polysilicon on the side faces of the p<sup>+</sup> polysilicon layer 115 and the third oxide film 117 via the fourth oxide films 120. The wafer is then subjected to wet etching with hydrofluoric acid to remove the exposed portions of the second oxide film 112 and the fourth oxide films 120. By this wet etching, the Si layer of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 is exposed inside the base opening 118. In addition, since the wet etching is anisotropic, the second oxide film 112 and the fourth oxide film 120 are also etched in the transverse direction, resulting in increasing the size of the base opening 118. The width W1 of the base opening 118 is thus determined by this wet etching. In this embodiment, it is ensured that such a trouble that the surface of the Si substrate 100 is partly exposed will not occur during this wet etching even if SiGe islands exist on the first oxide film 108 since the n<sup>+</sup> collector drawing layer 107 and the like in the Si substrate 100 are covered with the p<sup>+</sup> polysilicon layer 115 and the like.

[0078] In the step shown in Figure 4(b), the n<sup>+</sup> polysilicon layer 129 having a thickness of about 250 nm is deposited and patterned by dry etching to form the emitter drawing electrode. In this embodiment, since the side portions of the p<sup>+</sup> silicon layer 115 are not patterned, no sidewalls will be formed on the outer side faces during this dry etching. In addition, the surface of the n<sup>+</sup> collector drawing layer 107 and the like will not be etched by over-etching of the n<sup>+</sup> polysilicon layer 129, and thus the surface of the Si substrate 100 will not be made uneven.

[0079] In the step shown in Figure 5(a), the third oxide film 117, the p<sup>+</sup> polysilicon layer 115, and the second oxide film 112 are patterned by dry etching to define the profile of the external base 116.

[0080] In the step shown in Figure 5(b), an oxide film having a thickness of about 120 nm is deposited on the resultant wafer and dry-etched to form the sidewalls 123 on the side faces of the n<sup>+</sup> polysilicon layer 129 and the p<sup>+</sup> polysilicon layer 115. By this dry etching (over-etching), also, the exposed portions of the first oxide film 108 and the like are removed to expose the surfaces of the n<sup>+</sup> collector drawing layer 107, the n<sup>+</sup> polysilicon layer 129, and the p<sup>+</sup> polysilicon layer 115.

[0081] Thereafter, the following processing is performed to obtain the structure shown in Figure 1. First, Ti is deposited to a thickness of about 40 nm on the entire surface of the resultant wafer by sputtering, and the resultant surface is subjected to RTA (rapid thermal annealing) at 675°C for 30 seconds to form the Ti silicide layers 124 on the exposed surfaces of the n<sup>+</sup> polysilicon layer 129, the p<sup>+</sup> polysilicon layer 115, and the n<sup>+</sup> collector drawing layer 107. After selective removal of non-reacted portions of the Ti films, the resultant wafer is annealed to change the crystal structure of the Ti silicide layers 124.

[0082] The interlayer insulating film 125 is then formed over the entire surface of the wafer, and the contact holes are formed therethrough to reach the n<sup>+</sup> poly-

silicon layer 129, the p<sup>+</sup> polysilicon layer 115, and the n<sup>+</sup> collector drawing layer 107. The contact holes are then filled with W films to form the W plugs 126. An aluminum alloy film is then deposited on the entire surface of the wafer and patterned to form the metal interconnects 127 extending on the interlayer insulating film 125 to be connected with the W plugs 126.

[0083] By the process described above, the HBT having the structure shown in Figure 1, that is, the HBT including the collector made of n-type Si, the base made of p<sup>+</sup>-type Si<sub>1-x</sub>Ge<sub>x</sub>, and the emitter made of n<sup>+</sup>-type Si is realized. It should be noted that the Si layer of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 has been changed to an n<sup>+</sup>-type Si layer with a high density of n-type impurities (phosphorus, etc.) diffused from the n<sup>+</sup> polysilicon layer 129.

[0084] By adopting the steps described above, the area of the HBT can be reduced. Furthermore, leak current due to stress at the active region-isolation junctions Rai, as well as leak current due to residual polysilicon sidewalls left on the outer side faces of the p<sup>+</sup> polysilicon layer 115 at dry etching, can be prevented.

## EMBODIMENT 2

[0085] Figure 6 is a cross-sectional view of a semiconductor device of EMBODIMENT 2 according to the present invention, particularly illustrating a SiGe-BiCMOS device fabricated in the procedure of forming first MISFET and thereafter HBT. In Figure 6, one MISFET structure of the CMOS device region is shown in addition to the structure of the hetero bipolar transistor (HBT).

[0086] Referring to Figure 6, the structure of the HBT in a HBT formation region Rbp in this embodiment is the same as that of the HBT in EMBODIMENT 1 described above, except for the structure located above the first oxide film 108. Hereinafter, description of the same components as those in EMBODIMENT 1 is omitted, and only the different points from EMBODIMENT 1 will be described.

[0087] In this embodiment, a polysilicon layer 109 is formed on the first oxide film 108, and the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 not only exists on the entire exposed surface of the Si substrate 100 inside the collector opening 110 but also extends over the polysilicon layer 109. This is the most important feature of this embodiment. The lower portion of the center of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 serves as the internal base 119, while the portion of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 excluding the center thereof and the p<sup>+</sup> polysilicon layer 115 serve as the external base 116.

[0088] The formation of the polysilicon layer 109 on the first oxide film 108 as an underlying layer of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 prevents SiGe islands from being formed on the first oxide film 108 in a random distribution when the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 is formed by UHV-CVD or the like. A silicon nitride film may be used in place of the polysilicon layer 109.

[0089] In this embodiment, as in EMBODIMENT 1, the  $\text{Si}_{1-x}\text{Ge}_x$  layer is mostly doped with p-type impurities such as boron (B) at about  $2 \times 10^{18}$  atoms  $\cdot \text{cm}^{-3}$ , while the Si layer is doped by diffusion of n-type impurities such as phosphorous (P) from the  $\text{n}^+$  polysilicon layer 129 in the density distribution between  $1 \times 10^{20}$  atoms  $\cdot \text{cm}^{-3}$  and  $1 \times 10^{17}$  atoms  $\cdot \text{cm}^{-3}$ . The Si layer is formed in succession on the  $\text{Si}_{1-x}\text{Ge}_x$  layer so that the lower surface of the overlying  $\text{n}^+$  polysilicon layer 129 be located farther from the pn junction so as to prevent recombination of carriers from being promoted by a number of interface states and defects existing in the  $\text{n}^+$  polysilicon layer 129.

[0090] In this embodiment, as in EMBODIMENT 1, the shallow trenches 103 are formed so that the inner ends thereof are located within the range of the collector opening 110 in the HBT formation region Rbp, resulting in that the width W2 of the active region is smaller than the width W3 of the collector opening 110. With this arrangement, the entire area of the HBT can be reduced. In this embodiment, also, the p-type junction leak prevention layers 113 are formed in the vicinity of the active region-isolation junctions Rai by implanting p-type impurities in a self-aligned manner with respect to the collector opening 110. The density of impurities in the surface portions of the p-type junction leak prevention layers 113 is preferably about  $3 \times 10^{17}$  atoms  $\cdot \text{cm}^{-3}$ .

[0091] In a MISFET formation region Rms, there is provided a MISFET including: a retrograde well 151 formed by high-energy ion implantation in the Si substrate 100; a gate insulating film 152 made of silicon oxide or silicon nitride formed on the retrograde well 151; a gate electrode 153 made of polysilicon formed on the gate insulating film 152; side-walls 154 made of a silicon oxide film formed on the side faces of the gate electrode 153; L-shaped portions of the first oxide film 108 and portions of the sidewalls 123 formed on the sidewalls 154; and source/drain regions 155 formed in the regions of the Si substrate 100 located on both sides of the gate electrode 153. If the MISFET is of the n-channel type, p-type impurities (e.g., boron) are introduced in the retrograde well 151, while n-type impurities (e.g., arsenic and phosphorous) with a high density are introduced in the source/drain regions 155. The Ti silicide layers 124 are formed on the surfaces of the gate electrode 153 and the source/drain regions 155. Contact holes are formed through the interlayer insulating film 125 so as to reach the gate electrode 153 and the source/drain regions 155. The contact holes are filled with W plugs 126, and metal interconnects 127 extend on the interlayer insulating film 125 so as to be in contact with the W plugs 126.

[0092] In this embodiment, the  $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$  layer 111 is formed over the first oxide film 108 roughly uniformly in the HBT formation region Rbp with no SiGe islands being formed. Therefore, in this embodiment, in addition to the effects described in EMBODIMENT 1,

the effect of avoiding the conventional problems relating to the formation of SiGe islands is obtained.

[0093] Hereinafter, the fabrication process for realizing the structure shown in Figure 6 will be described with reference to Figures 7(a) and 7(b) through 11(a) and 11(b), which are cross-sectional views illustrating the steps of the fabrication method of the SiGe-BiCMOS device of EMBODIMENT 2.

[0094] In the step shown in Figure 7(a), a Si single-crystalline layer is grown by epitaxy while being doped with n-type impurities, or grown by epitaxy followed by high-energy ion implantation, to form the n-type retrograde well 101 having a depth of about  $1 \mu\text{m}$  in the upper portion of the Si (001) substrate 100 in the HBT formation region Rbp. Alternatively, the retrograde well 101 may be formed by merely implanting ions in part of the Si substrate 100 without involving the epitaxial growth. In either case, the density of the n-type impurities in the surface region of the Si substrate 100 in the HBT formation region Rbp should be adjusted to about  $1 \times 10^{17}$  atoms  $\cdot \text{cm}^{-3}$  so that the surface region can serve as the collector layer of the HBT. In the MISFET formation region Rms, the retrograde well 151 is formed by ion implantation. The retrograde well 151 is a p-type well if a nMISFET is to be formed, while it is an n-type well if a pMISFET is to be formed.

[0095] Thereafter, the shallow trench 103 filled with silicon oxide and the deep trench 104 composed of the undoped polysilicon film 105 and the silicon oxide film 106 surrounding the undoped polysilicon film 105 are formed as the device isolation so as to have depths of about  $0.35 \mu\text{m}$  and  $2 \mu\text{m}$ , respectively. The region sandwiched by the adjacent shallow trenches 103 is defined as the collector layer 102. The  $\text{n}^+$  collector drawing layer 107 is formed in the region of the Si substrate 100 isolated from the collector layer 102 by the shallow trench 103 for securing contact with a collector electrode. In this step, the width W2 of the active region is determined by the distance between the adjacent shallow trenches 103. In this embodiment, the width W2 of the active region is made smaller than that of the conventional HBT. The shallow trenches 103 having the same depth are also formed in the MISFET formation region Rms.

[0096] In the step shown in Figure 7(b), the gate insulating film 152, the gate electrode 153, the oxide film side-walls 154, the source/drain regions 155, and the like constituting each MISFET of the CMOS device are formed by a normal fabrication method.

[0097] In the step shown in Figure 8(a), the first oxide film 108 having a thickness of about 30 nm is formed by CVD using tetraethoxysilane (TEOS) and oxygen at a temperature of  $680^\circ\text{C}$ , and sequentially the polysilicon layer 109 having a thickness of about 50 nm is formed. Thereafter, the polysilicon layer 109 is patterned by dry etching or the like, and then the first oxide film 108 is wet-etched with hydrofluoric acid or the like, to form the collector opening 110 having the width W3

that is larger than the width  $W_2$  of the active region through the first oxide film 108 and the polysilicon layer 109 in the HBT formation region  $R_{bp}$ . That is, the collector opening 110 is made wider than the active region by forming the collector opening 110 so that the active region-isolation junctions  $R_{ai}$  (boundaries between the shallow trenches 103 and the surface portion of the Si substrate 100) are located within the range of the collector opening 110. In fact, the width of the collector opening 110 is substantially the same as that of the conventional HBT. As a result that the distance between the shallow trenches 103 is made smaller than that of the conventional HBT, the width  $W_3$  of the collector opening 110 becomes relatively larger than the width  $W_2$  of the active region. This arrangement however may cause the problem of increased base-collector leak current due to stress generated at the junction of different materials if no measures are taken. In order to avoid this problem, the junction leak prevention layers 113 are formed as will be described later.

[0098] In the MISFET formation region  $R_{ms}$ , also, the first oxide film 108 and the polysilicon layer 109 are formed on the Si substrate 100 covering the sidewalls 154 and the gate electrode 153. The first oxide film 108 and the polysilicon layer 109 in this region are left as they are without being patterned.

[0099] In the step shown in Figure 8(b), the portion of the surface of the Si substrate 100 exposed inside the collector opening 110 is treated with a mixture of ammonium hydroxide and hydro peroxide to form a protection oxide film having a thickness of about 1 nm on the exposed portion. The resultant wafer in this state is placed in a chamber of a UHV-CVD apparatus, where the wafer is heat-treated in a hydrogen atmosphere to remove the protection oxide film and then a gas of disilane ( $Si_2H_6$ ) and germane ( $GeH_4$ ) containing diboron ( $B_2H_6$ ) for doping is introduced into the chamber while heating to 550°C, to allow the  $Si_{1-x}Ge_x$  layer to be grown by epitaxy to a thickness of about 60 nm over the area covering the exposed surface of the Si substrate 100 inside the collector opening 110 and the polysilicon layer 109. Subseopening 110 and the polysilicon layer 109. Subsequent to the formation of the  $Si_{1-x}Ge_x$  layer, the supply gas to the chamber is changed to disilane, to grow the Si layer having a thickness of about 10 nm by epitaxy on the  $Si_{1-x}Ge_x$  layer, thereby forming the  $Si/Si_{1-x}Ge_x$  layer 111. In the MISFET formation region  $R_{ms}$ , also, the  $Si/Si_{1-x}Ge_x$  layer 111 is formed on the polysilicon layer 109. At this time, while the  $Si_{1-x}Ge_x$  layer doped with boron (B) is of the p-type having a boron density of about  $2 \times 10^{18}$  atoms  $\cdot$  cm $^{-3}$ , the Si layer is not doped with impurities.

[0100] In the formation of the  $Si/Si_{1-x}Ge_x$  layer 111 by UHV-CVD, in the conventional fabrication technique, the SiGe islands 511b are formed on the first oxide film 508 since Si and Ge atoms supplied on the first oxide film 508 fail to form a uniform film (see Figures 13(b) and 17(b)). In this embodiment, however, with the poly-

silicon layer 109 formed on the first oxide film 108, no SiGe islands will be formed even if the strict conditions for selective growth fail to be satisfied. More precisely, while a single-crystalline  $Si/Si_{1-x}Ge_x$  layer is formed on the exposed portion of the Si substrate 100 inside the collector opening 110, a uniform polycrystalline  $Si/Si_{1-x}Ge_x$  layer is formed on the polysilicon layer 109 in the HBT formation region  $R_{bp}$  and the MISFET formation region  $R_{ms}$ . Likewise, while a single-crystalline Si layer is formed on the  $Si/Si_{1-x}Ge_x$  layer inside the collector opening 110, a polycrystalline Si layer is formed above the polysilicon layer 109 in the HBT formation region  $R_{bp}$  and the MISFET formation region  $R_{ms}$ .

[0101] In the step shown in Figure 9(a), the second oxide film 112 having a thickness of 30 nm as an etch stopper is formed on the resultant wafer, and then patterned by dry etching using a resist mask Re2 formed on the second oxide film 112 to form the base junction openings 114 in the HBT formation region  $R_{bp}$ . As a result, the center of the  $Si/Si_{1-x}Ge_x$  layer 111 is covered with the second oxide film 112, while the portions of the  $Si/Si_{1-x}Ge_x$  layer 111 are exposed inside the base junction opening 114. Thereafter, p-type impurities such as boron (B) are implanted using the resist mask Re2 used for the formation of the base junction openings 114, to form the junction leak prevention layers 113 having a density of the impurities of about  $3 \times 10^{17}$  atoms  $\cdot$  cm $^{-3}$  in the surface portion as the measures for minimizing the influence of stress at the active region-isolation junctions  $R_{ai}$  in the HBT formation region  $R_{bp}$ .

[0102] In the step shown in Figure 9(b), the p $^+$  polysilicon layer 115 doped with impurities at a high density of about  $1 \times 10^{20}$  atoms  $\cdot$  cm $^{-3}$  or more is deposited to a thickness of about 150 nm and subsequently the third oxide film 117 is deposited to a thickness of about 100 nm, on the resultant wafer by CVD. The third oxide film 117 and the p $^+$  polysilicon layer 115 in the HBT region  $R_{bp}$  are then patterned by dry etching to form the base opening 118 at the centers thereof so as to reach the second oxide film 112. The base opening 118 is made smaller than the center portion of the second oxide film 112 so as not to overlap the base junction openings 114. Thus, in this step, the external base 116 composed of the p $^+$  polysilicon layer 115 and the portion of the  $Si/Si_{1-x}Ge_x$  layer 111 excluding the center thereof is formed. In this embodiment, as in EMBODIMENT 1, unlike the step for the conventional HBT shown in Figure 14(b), the side portions of the third oxide film 117, the p $^+$  polysilicon layer 115, the  $Si/Si_{1-x}Ge_x$  layer 111, and the polysilicon layer 109 as viewed from the figure are left unetched. By doing this, as in EMBODIMENT 1, the problem caused by residual n+ polysilicon left on the side faces of the p $^+$  polysilicon layer 115 and the like can be prevented. In addition, it is possible to prevent the MISFET formation region and the like from being polluted with Ge that may otherwise come from the exposed faces of the  $Si/Si_{1-x}Ge_x$  layer. The third oxide film 117 and the p $^+$  polysilicon layer 115 in the MISFET

formation region **Rms** are entirely left unetched.

[0103] In the step shown in Figure 10(a), the fourth oxide film 120 having a thickness of about 30 nm and a polysilicon film having a thickness of about 150 nm are deposited by CVD on the entire surface of the resultant wafer. The polysilicon film is then etched back by anisotropic dry etching to form the sidewalls 121 made of polysilicon on the side faces of the p<sup>+</sup> polysilicon layer 115 and the third oxide film 117 in the HBT formation region **Rbp** via the fourth oxide films 120. The fourth oxide films 120 and the polysilicon film in the MISFET formation region **Rms** are entirely removed. The wafer is then subjected to wet etching with hydrofluoric acid to remove the exposed portions of the second oxide film 112 and the fourth oxide films 120. By this wet etching, the Si layer of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 is exposed inside the base opening 118. In addition, since the wet etching is anisotropic, the second oxide film 112 and the fourth oxide film 120 are also etched in the transverse direction, resulting in increasing the size of the base opening 118. The width W1 of the base opening 118 is thus determined by this wet etching. In this embodiment, the surface of the Si substrate 100 is protected from being exposed during this wet etching since the n<sup>+</sup> collector drawing layer 107 and the like in the Si substrate 100 are covered with the p<sup>+</sup> polysilicon layer 115 and the like.

[0104] In the step shown in Figure 10(b), the n<sup>+</sup> polysilicon layer 129 having a thickness of about 250 nm is deposited, and the n<sup>+</sup> polysilicon layer 129 and the third oxide film 117 are patterned by dry etching to form the emitter drawing electrode only in the HBT formation region **Rbp**. In the MISFET formation region **Rms**, the n<sup>+</sup> polysilicon layer 129 and the third oxide film 117 are completely removed. In this embodiment, since the outer portions of the p<sup>+</sup> silicon layer 115 are not patterned, no sidewalls will be formed on the outer sides of the p<sup>+</sup> silicon layer 115 during this dry etching. In addition, the surface of the n<sup>+</sup> collector drawing layer 107 and the like will not be etched by over-etching of the n<sup>+</sup> polysilicon layer 129, and thus the surface of the Si substrate 100 will not be made uneven.

[0105] In the step shown in Figure 11(a), the p<sup>+</sup> polysilicon layer 115, the second oxide film 112, the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111, and the polysilicon layer 109 are patterned by dry etching to define the profile of the external base 116. In the MISFET formation region **Rms**, the p<sup>+</sup> polysilicon layer 115, the second oxide film 112, the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111, and the polysilicon layer 109 are all removed.

[0106] In the step shown in Figure 11(b), an oxide film having a thickness of about 120 nm is deposited on the resultant wafer and dry-etched to form the sidewalls 123 on the side faces of the n<sup>+</sup> polysilicon layer 129 and the p<sup>+</sup> polysilicon layer 115 in the HBT formation region **Rbp**. In the MISFET formation region **Rms**, the sidewalls 123 are deposited on the L-shaped portions of the first oxide film 108 on the sidewalls 154 of the gate elec-

trode 153. By this dry etching (over-etching), also, the exposed portions of the first oxide film 108 and the like are removed to expose the surfaces of the n<sup>+</sup> polysilicon layer 129, the p<sup>+</sup> polysilicon layer 115, and the n<sup>+</sup> collector drawing layer 107 in the HBT formation region **Rbp** and the surfaces of the gate electrode 153 and the source/drain regions 155 in the MISFET formation region **Rms**.

[0107] Thereafter, the following processing is performed to obtain the structure shown in Figure 6. First, Ti is deposited to a thickness of about 40 nm on the entire surface of the resultant wafer by sputtering, and the resultant surface is subjected to RTA (rapid thermal annealing) at 675°C for 30 seconds to form the Ti silicide layers 124 on the exposed surfaces of the n<sup>+</sup> polysilicon layer 129, the p<sup>+</sup> polysilicon layer 115, and the n<sup>+</sup> collector drawing layer 107 in the HBT formation region **Rbp** and the exposed surfaces of the gate electrode 153 and the source/drain regions 155 in the MISFET formation region **Rms**. After selective removal of non-reacted portions of the Ti films, the resultant wafer is annealed to change the crystal structure of the Ti silicide layers 124.

[0108] The interlayer insulating film 125 is then formed over the entire surface of the wafer, and the contact holes are formed therethrough to reach the n<sup>+</sup> polysilicon layer 129, the p<sup>+</sup> polysilicon layer 115, and the n<sup>+</sup> collector drawing layer 107 in the HBT formation region **Rbp** and the gate electrode 153 and the source/drain regions 155 in the MISFET formation region **Rms**. The contact holes are then filled with W films to form the W plugs 126. An aluminum alloy film is then deposited on the entire surface of the wafer and patterned to form the metal interconnects 127 extending on the interlayer insulating film 125 to be connected with the W plugs 126.

[0109] By the process described above, the HBT and MISFET having the structures shown in Figure 6, that is, the HBT including the collector made of n-type Si, the base made of p<sup>+</sup>-type Si<sub>1-x</sub>Ge<sub>x</sub>, and the emitter made of n<sup>+</sup>-type Si and the MISFET including the gate insulating film, the polysilicon gate electrode, and the source/drain regions, are realized. It should be noted that the Si layer of the Si/Si<sub>1-x</sub>Ge<sub>x</sub> layer 111 has been changed to an n<sup>+</sup>-type Si layer with a high density of n-type impurities (phosphorus, etc.) diffused from the n<sup>+</sup> polysilicon layer 129.

[0110] In this embodiment, in addition to the effect obtained in EMBODIMENT 1 described above, the following effect can be obtained.

[0111] In the conventional fabrication method of a SiGe-BiCMOS device, it is attempted to selectively grow the Si<sub>1-x</sub>Ge<sub>x</sub> layer on the portion of the substrate inside the collector opening 110 in the HBT formation region. For this selective growth, strict conditions must be satisfied. In the actual steps, therefore, SiGe islands are often generated on the first oxide film 108, causing various problems. In the fabrication method in this embodi-

ment, however, the polysilicon layer 109 is formed on the first oxide film 108 before the  $\text{Si}_{1-x}\text{Ge}_x$  layer is grown by epitaxy on the exposed surface of the substrate inside the collector opening 110. By the existence of the polysilicon layer 109, a polycrystalline  $\text{Si}_{1-x}\text{Ge}_x$  layer having a roughly uniform thickness is deposited on the polysilicon layer 109 without fail, irrespective of whether or not the selective epitaxial growth conditions are satisfied. Therefore, no SiGe islands will be formed, and thus unevenness of the surfaces of the substrate and the second oxide film 112 is minimized without fail.

(Other embodiments)

[0112] In the above embodiments, the  $\text{Si}_{1-x}\text{Ge}_x$  layer may be replaced with another film made of a material containing Si other than the Si material, such as  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  ( $0 \leq x+y \leq 1$ ) and  $\text{Si}_{1-y}\text{C}_y$  ( $0 \leq y \leq 1$ ). Alternatively, a laminated film composed of two or more of the  $\text{Si}_{1-x}\text{Ge}_x$  layer, the  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  layer, the  $\text{Si}_{1-y}\text{C}_y$  layer, and the like may be used.

[0113] The bipolar transistors in the above embodiments are not necessarily limited to the hetero bipolar transistor. Reducing the transistor area and minimizing leak at junctions are also challenges to be addressed for bipolar transistors using a Si layer grown by homo-epitaxy as a base. The conditions for selective epitaxial growth for these bipolar transistors are also unstable, generating islands in some cases.

[0114] The steps of the fabrication method of the bipolar transistor according to the present invention are not limited to the specific steps disclosed in the above embodiments. For example, the Si emitter layer can also be formed in other ways. For example, the  $\text{Si}_{1-x}\text{Ge}_x$  layer may be formed in place of the  $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$  layer and thereafter the Si layer may be grown by epitaxy only on the portion of the  $\text{Si}_{1-x}\text{Ge}_x$  layer exposed inside the base opening. The fourth oxide film 120 and the sidewall 121 may also be formed in a manner other than that disclosed in the above embodiments. It would be understood that in the actual formation of the other components, also, other known methods capable of forming components having functions equivalent to those provided by the intended components might be employed.

[0115] In EMBODIMENT 2, the polysilicon layer 109 formed on the first oxide film 108 may be replaced with a film made of another material that allows the  $\text{Si}_{1-x}\text{Ge}_x$  layer, the  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  layer, or the  $\text{Si}_{1-y}\text{C}_y$  layer to be selectively grown thereon. A film for selective growth is formed preferentially on an underlying layer having a function of reducing the source gas. Accordingly, films having the reduction function, such as an amorphous silicon film and a silicon nitride film, can be used in place of the polysilicon layer.

[0116] In the above embodiments, all the oxide films are preferably silicon oxide films formed at a temperature of 700°C or lower. This minimizes degradation of the density profile of impurities in the relevant compo-

nents of the semiconductor device.

[0117] While the present invention has been described in a preferred embodiment, it will be apparent to those skilled in the art that the disclosed invention may be modified in numerous ways and may assume many embodiments other than that specifically set out and described above. Accordingly, it is intended by the appended claims to cover all modifications of the invention which fall within the true spirit and scope of the invention.

## Claims

1. A semiconductor device serving as a bipolar transistor formed at an active region of a semiconductor substrate, the semiconductor device comprising:

device isolation regions formed in portions of the semiconductor substrate for surrounding the active region;

a collector layer of a first conductivity type formed in a region of the semiconductor substrate sandwiched by the device isolation regions;

an insulating layer formed on the semiconductor substrate, the insulating layer having a collector opening of which range covers the collector layer and portions of the device isolation regions;

a base layer of a second conductivity type formed on the portion of the semiconductor substrate located within the collector opening and on the insulating layer, the base layer including an internal base and an external base surrounding the internal base; and

an emitter layer of the first conductivity type formed on the internal base.

2. The semiconductor device of Claim 1, further comprising junction leak prevention layers located in regions of the semiconductor substrate right under the external base and adjacent to the device isolation regions, the junction leak prevention layers including impurities of the second conductivity type.

3. A method for fabricating a semiconductor device serving as a bipolar transistor having an emitter layer, a base layer, and a collector layer formed at an active region of a semiconductor substrate, the method comprising the steps of:

(a) forming device isolation regions in portions of the semiconductor substrate for surrounding the active region;

(b) forming a collector layer of a first conductivity type in a region of the semiconductor substrate sandwiched by the device isolation regions;

- (c) after the steps (a) and (b), depositing a first insulating layer on the semiconductor substrate and then forming a collector opening through a portion of the first insulating layer so that the range of the collector opening covers the collector layer and portions of the device isolation regions; and
- (d) forming a semiconductor layer of a second conductivity type on the portion of the semiconductor substrate located inside the collector opening for defining at least an internal base and an external base surrounding the internal base.
4. The method of Claim 3, further comprising the steps of:
- (e) after the step (d), forming a second insulating layer on the semiconductor substrate, and then forming base junction openings by removing portions of the second insulating layer ranging from positions located above peripheries of the semiconductor layer to positions located above inner ends of the device isolation regions while remaining a portion of the second insulating layer located above a center of the semiconductor layer, by etching using a patterned photoresist; and
- (f) forming junction leak prevention layers by introducing impurities of the second conductivity type in regions of the semiconductor substrate located under the base junction openings.
5. The method of Claim 3, further comprising the steps of:
- (e) after the step (d), forming a second insulating layer on the semiconductor substrate, and then forming base junction openings by removing portions of the second insulating layer located above peripheries of the semiconductor layer while remaining a portion of the second insulating layer located above a center of the semiconductor layer, by etching using a patterned photoresist;
- (f) depositing a first conductor layer and a third insulating layer on the semiconductor substrate, and then forming a base opening through the first conductor layer and the third insulating layer to reach a portion of the second insulating layer left on the internal base;
- (g) forming a fourth insulating layer covering a side face of the first conductor layer exposed in the base opening;
- (h) removing a portion of the second insulating layer left on the internal base of the semiconductor layer exposed inside the base opening
- to expose a portion of the semiconductor layer on the bottom of the base opening;
- (i) after the step (h), forming a second conductor layer burying the base opening; and
- (j) after the step (i), removing side portions of the first conductor layer and the third insulating layer by etching to expose a portion of the semiconductor substrate to be used as a collector drawing layer.
6. A method for fabricating a semiconductor device including a bipolar transistor having at least an emitter layer, a base layer, and a collector layer and MISFET having at least a gate insulating film, a gate electrode, and source/drain regions, formed on a semiconductor substrate, the method comprising the steps of:
- (a) forming the collector layer of the bipolar transistor in a bipolar transistor formation region and forming the gate insulating film, the gate electrode, and the source/drain regions of the MISFET in a MISFET formation region;
- (b) depositing a first insulating layer and a reductive film on the semiconductor substrate, and then removing a portion of the first insulating layer and the reductive film located above the collector layer in the bipolar transistor formation region to form a collector opening; and
- (c) growing by epitaxy a semiconductor layer of a second conductivity type on a portion of the semiconductor substrate located inside the collector opening and the reductive film for forming at least an internal base and an external base surrounding the internal base.
7. The method of Claim 6, wherein in the step (c) the semiconductor layer is formed so as to include at least one of  $\text{Si}_{1-x}\text{Ge}_x$  ( $0 \leq x \leq 1$ ),  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  ( $0 \leq x+y \leq 1$ ), and  $\text{Si}_{1-y}\text{C}_y$  ( $0 \leq y \leq 1$ ).
8. The method of Claim 6, wherein in the step (b) the reductive film is formed to include one material selected from the group consisting of polysilicon, amorphous silicon, and silicon nitride.
9. The method of Claim 6, further comprising the steps of:
- (d) after the step (c), forming a second insulating layer on the semiconductor substrate, and then removing portions of the second insulating layer located above peripheries of the semiconductor layer while remaining a portion of the second insulating layer located above a center of the semiconductor layer to form base junction openings;
- (e) depositing a first conductor layer and a third

insulating layer on the semiconductor substrate, and then forming a base opening through portions of the first conductor layer and the third insulating layer to reach a portion of the second insulating layer left on the internal base;

(f) forming an inter-electrode insulating layer covering a side face of the first conductor layer exposed in the base opening;

(g) removing a portion of the second insulating layer left on the internal base of the semiconductor layer exposed in the base opening by etching to expose a portion of the semiconductor layer on the bottom of the base opening;

(h) forming a second conductor layer to be used as an emitter drawing electrode burying the base opening;

(i) removing part of the third insulating layer, the first conductor layer, the semiconductor layer, and the reductive film in the bipolar transistor formation region, and the entire of the third insulating layer, the first conductor layer, the semiconductor layer, and the reductive film in the MISFET formation region;

(j) after the step (i), depositing an insulating film on the semiconductor substrate and etching back the insulating film to form sidewalls on side faces of the first conductor layer, the semiconductor layer, and the reductive film in the bipolar transistor formation region and on the side faces of the gate electrode in the MISFET formation region; and

(k) removing the first insulating layer to expose portions of the semiconductor substrate to be used as a collector drawing layer in the bipolar transistor formation region and the source/drain regions in the MISFET formation region.

10. The method of Claim 9, wherein the steps (j) and (k) are performed simultaneously.

11. The method of Claim 6, wherein at least one of the insulating layers comprises a silicon oxide film formed at a temperature of 700°C or lower.

12. The method of Claim 6, wherein in the step (c) the semiconductor layer is formed by sequentially depositing a layer made of at least one of  $\text{Si}_{1-x}\text{Ge}_x$  ( $0 \leq x \leq 1$ ),  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  ( $0 \leq x+y \leq 1$ ) and  $\text{Si}_{x-y}\text{C}_y$  ( $0 \leq y \leq 1$ ) and a Si layer, and

the method further comprises the steps of:

(d) after the step (c), forming a second insulating layer on the semiconductor substrate, and then removing portions of the second insulating layer located above peripheries of the semiconductor layer while remaining a portion of

the second insulating layer located above a center of the semiconductor layer to form base junction openings;

( ) depositing a first conductor layer and a third insulating layer on the semiconductor substrate, and then forming a base opening through portions of the first conductor layer and the third insulating layer to reach a portion of the second insulating layer left on the internal base;

(f) forming an inter-electrode insulating layer covering a side face of the first conductor layer exposed in the base opening;

(g) removing a portion of the second insulating layer left on the internal base of the semiconductor layer exposed in the base opening by etching to expose a portion of the semiconductor layer on the bottom of the base opening;

(h) after the step (g), forming a second conductor layer to be used as an emitter drawing electrode burying the base opening; and

(i) diffusing impurities of a first conductivity type to part of the Si layer from the second conductor layer to form an emitter layer in the Si layer.

13. The method of Claim 12, further comprising the steps of:

(j) removing part of the third insulating layer, the first conductor layer, the semiconductor layer, and the reductive film in the bipolar transistor formation region, and the entire of the third insulating layer, the first conductor layer, the semiconductor layer, and the reductive film in the MISFET formation region;

(k) after the step (j), depositing an insulating film on the semiconductor substrate and etching back the insulating film to form sidewalls on side faces of the first conductor layer, the semiconductor layer, and the reductive film in the bipolar transistor formation region and on the side faces of the gate electrode in the MISFET formation region; and

(l) removing the first insulating layer to expose portions of the semiconductor substrate to be used as a collector drawing layer in the bipolar transistor formation region and the source/drain regions in the MISFET formation region.

14. The method of Claim 13, wherein the steps (k) and (l) are performed simultaneously.

Fig. 1




Fig. 2a




Fig. 2b




Fig. 3a




Fig. 3b




Fig. 4a




Fig. 4b




Fig. 5a




Fig. 5b





Fig. 6









Fig. 7a

Fig. 7b






Fig. 8a








Fig. 8b



Fi. 6a

Fig. 9b






Fig. 10a




Fig. 10b







Fig. 11a

Fig. 11b

Fig. 12  
Prior Art




Fig. 13a  
Prior Art




Fig. 13b  
Prior Art




Fig. 14a

## Prior Art




Fig. 14b

Prior Art




Fig. 15a

## Prior Art




Fig. 15b

## Prior Art




Fig. 16  
Prior Art




Fig. 17a

Prior Art




Fig. 17b

Prior Art





Fig. 17c

Prior Art



(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

EP 1 037 284 A3

(12)

## EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
30.10.2002 Bulletin 2002/44

(51) Int Cl.7: H01L 29/737, H01L 21/331,  
H01L 27/06, H01L 21/8249

(43) Date of publication A2:  
20.09.2000 Bulletin 2000/38

(21) Application number: 00105401.4

(22) Date of filing: 14.03.2000

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE  
Designated Extension States:  
AL LT LV MK RO SI

(30) Priority: 15.03.1999 JP 6814799

(71) Applicant: Matsushita Electric Industrial Co., Ltd.  
Kadoma-shi, Osaka 571-8501 (JP)

(72) Inventors:  
• Asai, Akira  
Osaka-shi, Osaka 543-0001 (JP)  
• Oonishi, Teruhito  
Hirakata-shi, Osaka 573-0049 (JP)  
• Takagi, Takeshi  
Kyoto-shi, Kyoto 616-8182 (JP)


• Saitoh, Tohru  
Settsu-shi, Osaka 566-0065 (JP)  
• Hara, Yoshihiro  
Hirakata-shi, Osaka 573-1104 (JP)  
• Yuki, Koichiro  
Moriguchi-shi, Osaka 570-0065 (JP)  
• Nozawa, Katsuya  
Osaka-shi, Osaka 535-0002 (JP)  
• Kanzawa, Yoshihiko  
Kadoma-shi, Osaka 571-0074 (JP)  
• Katayama, Koji  
Nara-shi, Nara 631-0817 (JP)  
• Ichikawa, Yo  
Nagoya-shi, Aichi 466-0063 (JP)

(74) Representative: Grünecker, Kinkeldey,  
Stockmalr & Schwanhäusser Anwaltssozietät  
Maximilianstrasse 58  
80538 München (DE)

### (54) Heterojunction bipolar transistor and method for fabricating the same

(57) In the method for fabricating a semiconductor device of the present invention, a collector layer (102) of a first conductivity type is formed in a region of a semiconductor substrate (100) sandwiched by device isolation. A collector opening (110) is formed through a first insulating layer (108) deposited on the semiconductor substrate (100) so that the range of the collector opening (110) covers the collector layer (102) and part of the device isolation. A semiconductor layer of a second conductivity type (111) as an external base is formed on a portion of the semiconductor substrate located inside the collector opening (110), while junction leak prevention layers of the same conductivity type as the external base are formed in the semiconductor substrate. Thus, the active region is narrower than the collector opening reducing the transistor area, while minimizing junction leak.

Fig. 1



EP 1 037 284 A3



European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number

EP 00 10 5401

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	US 4 954 456 A (KIM ET AL.) 4 September 1990 (1990-09-04) * the whole document *	1-4	H01L29/737 H01L21/331 H01L27/06 H01L21/8249
X	US 4 252 582 A (ANANTHA ET AL.) 24 February 1981 (1981-02-24) * the whole document *	1,2	
A	---	3-5	
X	WO 98 42019 A (ERICSSON TELEFON AB L M) 24 September 1998 (1998-09-24) * the whole document *	1	
A	---	3-5	
A	US 5 523 606 A (YAMAZAKI) 4 June 1996 (1996-06-04) * column 6, line 13 - column 9, line 63; figures 7A-7F *	6-14	
A	EP 0 843 355 A (SGS THOMSON MICROELECTRONICS) 20 May 1998 (1998-05-20) * the whole document *	6,8,9,11	
A	EP 0 694 972 A (SONY CORP) 31 January 1996 (1996-01-31) * the whole document *	6,8,9,11	
The present search report has been drawn up for all claims			
Place of search <b>THE HAGUE</b>		Date of completion of the search <b>6 September 2002</b>	Examiner <b>Baillet, B</b>
<p><b>CATEGORY OF CITED DOCUMENTS</b></p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons &amp; : member of the same patent family corresponding document</p>			

EPO FORM 1503 03 82 (P04C01)



European Patent  
Office

Application Number  
EP 00 10 5401

**CLAIMS INCURRING FEES**

The present European patent application comprised at the time of filing more than ten claims.

- ☐ Only part of the claims have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims and for those claims for which claims fees have been paid, namely claim(s):
- ☐ No claims fees have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims.

**LACK OF UNITY OF INVENTION**

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

see sheet B

- ☒ All further search fees have been paid within the fixed time limit. The present European search report has been drawn up for all claims.
- ☐ As all searchable claims could be searched without effort justifying an additional fee, the Search Division did not invite payment of any additional fee.
- ☐ Only part of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the inventions in respect of which search fees have been paid, namely claims:
- ☐ None of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the invention first mentioned in the claims, namely claims:



European Patent  
Office

**LACK OF UNITY OF INVENTION  
SHEET B**

Application Number  
EP 00 10 5401

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

1. Claims: 1-5

Bipolar transistor formed between isolation regions and  
method for fabrication

2. Claims: 6-14

Method for fabricating a semiconductor device including a  
bipolar transistor and a MISFET

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 00 10 5401

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

06-09-2002

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 4954456	A	04-09-1990	KR 8903827 B1	05-10-1989
			JP 1093159 A	12-04-1989
			JP 1880352 C	21-10-1994
			JP 6005706 B	19-01-1994
US 4252582	A	24-02-1981	CA 1142275 A1	01-03-1983
			DE 3070658 D1	20-06-1985
			EP 0032999 A2	05-08-1981
			JP 1475097 C	18-01-1989
			JP 56110261 A	01-09-1981
			JP 63026552 B	30-05-1988
WO 9842019	A	24-09-1998	AU 6530298 A	12-10-1998
			CN 1255238 T	31-05-2000
			EP 0970518 A1	12-01-2000
			JP 2002512736 T	23-04-2002
			WO 9842019 A1	24-09-1998
			US 6121102 A	19-09-2000
US 5523606	A	04-06-1996	JP 2655052 B2	17-09-1997
			JP 7106453 A	21-04-1995
EP 0843355	A	20-05-1998	FR 2756103 A1	22-05-1998
			EP 0843355 A1	20-05-1998
			US 6156594 A	05-12-2000
EP 0694972	A	31-01-1996	JP 3282172 B2	13-05-2002
			JP 8046068 A	16-02-1996
			EP 0694972 A2	31-01-1996
			SG 33439 A1	18-10-1996
			US 5789285 A	04-08-1998

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82